iverilog

Preprocesses and compiles Verilog HDL (IEEE-1364) code, into executable programs for simulation.

TLDR

Compile a source file into an executable

$ iverilog [source.v] -o [executable]
copy


Also display all warnings
$ iverilog [source.v] -Wall -o [executable]
copy


Compile and run explicitly using the VVP runtime
$ iverilog -o [executable] -tvvp [source.v]
copy


Compile using Verilog library files from a different path
$ iverilog [source.v] -o [executable] -I[path/to/library_directory]
copy


Preprocess Verilog code without compiling
$ iverilog -E [source.v]
copy

Copied to clipboard